Unpredictability in Hardware
Interrupts
Bus contention
Caches
State Save/Restore Variability
Pipeline stalls
FIFO full
etc.
Faster CPU’s don’t always reduce these latencies!
Previous slide
Next slide
Back to first slide
View graphic version