Memory-to-Memory Interconnects

Efficient transfer model

• Allows minimal overhead on receiver

Scaleable Bandwidth

• High speed ASIC based switching
• Gigabit technology

Open architecture

• PCI, not coherent bus interface
• Incorporate multiple technologies

Relatively inexpensive

Previous slide

Next slide

Back to first slide

View graphic version