Bibliography

1

AMD.
Mobile AMD Athlon 4 processor model 6 CPGA data sheet.
On the World Wide Web at https://www.amd.com/products/ cpg/athlon/techdocs/pdf/24319.pdf, August 2001.

2

E. Chan, K. Govil, and H. Wasserman.
Comparing algorithms for dynamic speed-setting of a low-power CPU.
In Proceedings of the First ACM International Conference on Mobile Computing and Networking (MOBICOM 95), pages 13-25, November 1995.

3

K. Flautner and T. Mudge.
Vertigo: automatic performance-setting for Linux.
In Proceedings of the Fifth USENIX Symposium on Operating Systems Design and Implementation (OSDI), pages 105-116, December 2002.

4

K. Flautner, S. Reinhardt, and T. Mudge.
Automatic performance-setting for dynamic voltage scaling.
In Proceedings of the Seventh ACM International Conference on Mobile Computing and Networking (MOBICOM 2001), July 2001.

5

D. Grunwald, P. Levis, K. I. Farkas, C. B. Morrey III, and M. Neufeld.
Policies for dynamic clock scheduling.
In Proceedings of the 4th Symposium on Operating Systems Design and Implementation, October 2000.

6

I. Hong, M. Potkonjak, and M. B. Srivastava.
On-line scheduling of hard real-time tasks on variable voltage processor.
In Proceedings of the International Conference on Computer Aided Design, pages 653-656, November 1998.

7

A. Klaiber.
The technology behind Crusoe $^{\mbox{\tiny TM}}$ processors.
White paper, Transmeta Corporation, January 2000.

8

T. Kuroda, K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, T. Sakurai, and T. Furuyama.
Variable supply-voltage scheme for low-power high-speed CMOS digital design.
IEEE Journal of Solid-State Circuits, 33(3):454-462, March 1998.

9

J. R. Lorch.
Operating Systems Techniques for Reducing Processor Energy Consumption.
PhD thesis, Computer Science Division, EECS Department, University of California at Berkeley, 2001.
Available online at https://www.cs.berkeley.edu/ $\sim$lorch/papers/.

10

J. R. Lorch and A. J. Smith.
The VTrace tool: building a system tracer for Windows NT and Windows 2000.
MSDN Magazine, 15(10):86-102, October 2000.

11

J. R. Lorch and A. J. Smith.
Improving dynamic voltage scaling algorithms with PACE.
In Proceedings of the 2001 ACM SIGMETRICS Conference, pages 50-61, June 2001.

12

J. R. Lorch and A. J. Smith.
Using user interface event information in dynamic voltage scaling algorithms.
Technical Report UCB/CSD-02-1190, Computer Science Division, EECS, University of California at Berkeley, August 2002.

13

I. S. MacKenzie and C. Ware.
Lag as a determinant of human performance in interactive systems.
In Proceedings of INTERCHI '93, pages 24-29, April 1993.

14

Microsoft Corporation.
Platform SDK Documentation, 2000.

15

R. Nagar.
Windows NT File System Internals.
O'Reilly and Associates, Inc., Sebastopol, CA, 1997.

16

G. Nebbett.
Windows NT/2000 Native API Reference.
Macmillan Technical Publishing, Indianapolis, IN, 2000.

17

T. Pering, T. Burd, and R. W. Brodersen.
The simulation and evaluation of dynamic voltage scaling algorithms.
In Proceedings of the 1998 International Symposium on Low Power Electronics and Design, pages 76-81, August 1998.

18

T. Pering, T. Burd, and R. W. Brodersen.
Voltage scheduling in the lpARM microprocessor system.
In Proceedings of the 2000 International Symposium on Low Power Electronics and Design, pages 96-101, July 2000.

19

P. Pillai and K. G. Shin.
Real-time dynamic voltage scaling for low-power embedded operating systems.
In Proceedings of the 18th ACM Symposium on Operating Systems Principles (SOSP), pages 89-102, October 2001.

20

B. Shneiderman.
Designing the User Interface: Strategies for Effective Human-Computer Interaction.
Addison-Wesley, Reading, MA, 1998.

21

M. Weiser, B. Welch, A. Demers, and S. Shenker.
Scheduling for reduced CPU energy.
In Proceedings of the 1st Symposium on Operating Systems Design and Implementation, pages 13-23, November 1994.

22

N. H. E. Weste and K. Eshraghian.
Principles of CMOS VLSI Design.
Addison-Wesley, Reading, MA, 1993.

23

F. Yao, A. Demers, and S. Shenker.
A scheduling model for reduced CPU energy.
In Proceedings of the IEEE 36th Annual Symposium on Foundations of Computer Science, pages 374-382, October 1995.