

Correctness Proofs for Device Drivers in Embedded Systems


Jianjun Duan, John Regehr School of Computing University of Utah Oct. 7, 2010


Embedded systems


















Layered proof

- application correctness
- automation and scalability


- functional correctness of device drivers
- reasoning about timing
- not much automation



Our work


- Abstract device model to be plugged into an instruction set architecture model
- A realistic serial port (UART) model
- Strong properties including timing constraints
- Full correctness proof for a UART driver
- Implementation based on ARM v6 model in HOL4

Related work



- Alkassar et al. (2007, 2008),
 Monniaux (2007)
- Difficult to reason about timing property


System with devices




Device model

- Set of memory-mapped device registers : $addr \rightarrow bool$
- Read effect : $(addr * \tau) \rightarrow (word * bool * \tau)$
- Write effect : $(addr * word * \tau) \rightarrow (bool * \tau)$
- Autonomous transition : $\tau \rightarrow \tau$
- Device state must be well-formed : $\tau \rightarrow bool$


Parallel state transition




UART input stream




UART input stream



UART input stream



UART receive state machine



Can the driver avoid buffer overrun?

LPC2119/2129/2194/2292/2294

REGISTER DESCRIPTION

Table 74: UARTO Register Map

Name	Description	BIT 7	ВП 6	BIT 5	BIT 4	ВП 3	BIT 2	ВП 1	BIT 0	Access	Reset Value*	Address
UORBR	Receiver Buffer Register	MSB READ DATA LSB						RO	un- defined	0xE000C000 DLAB = 0		
U0THR	Transmit Holding Register	MSB	MSB WRITE DATA					LSB	wo	NA	0xE000C000 DLAB = 0	
UOIER	Interrupt Enable Register	0	0	0	0	0	Enable Rx Line Status Interrupt	Enable THRE Interrupt	Enable Rx Data Available Interrupt	RW	0	0xE000C004 DLAB = 0
U01IR	Interrupt ID Register	FIFOs	Enabled	0	0	IIR3	IIR2	IIR1	IIR0	RO	0x01	0xE000C008
U0FCR	FIFO Control Register	Rx Trigger		Reserved		-	Tx FIFO Reset	Rx FIFO Reset	FIFO	wo	0	0xE000C008
U0LCR	Line Control Register	DLAB	Set Break	Stick	Even Parity Select	Parity Erable	Number of Stop Bits		Length lect	RW	0	0xE000C00C
U0LSR	Line Status Register	Rx FIFO Error	TEMT	THRE	BI	FE	PE	OE	DR	RO	0x60	0xE000C014
U0SCR	Scratch Pad Register	MSB				A.			LSB	RW	0	0xE000C01C
UODLL	Divisor Latch LSB	MSB							LSB	RM	0x01	0xE000C000 DLAB = 1
UODLM	Divisor Latch MSB	MSB							LSB	RM	0	0xE000C004 DLAB = 1

[&]quot;Reset Value refers to the data stored in used bits only. It does not include reserved bits content.

UART0 contains ten 8-bit registers as shown in Table 74. The Divisor Latch Access Bit (DLAB) is contained in U0LCR7 and enables access to the Divisor Latches.

UART0 Receiver Buffer Register (U0RBR - 0xE000C000 when DLAB = 0, Read Only)

The U0RBR is the top byte of the UART0 Rx FIFO. The top byte of the Rx FIFO contains the oldest character received and can be read via the bus interface. The LSB (bit 0) represents the "oldest" received data bit. If the character received is less than 8 bits, the unused MSBs are padded with zeroes.

The Divisor Latch Access Bit (DLAB) in U0LCR must be zero in order to access the U0RBR. The U0RBR is always Read Only.


- LPC2129 is based on ARM7TDMI-S
- 306 page manual
- 12 pages for UARTO

16

LPC2129 UART0 model


- Functional model at character level
- Side effect and undefined behavior of memory-mapped access of registers
- Speed of UART relative to the processor allows timing properties to be expressed
- Buffer size = 1
- No interrupt support

Modeling UART speed



<getchw>:</getchw>	<getch>:</getch>	<putch>:</putch>		
ldr r2, uart0rbr	ldr r2, uart0rbr	ldr r2, uart0rbr		
ldrb r3, [r2, #20]	ldrb r3, [r2, #20]	ldrb r3, [r2, #20]		
tst r3, #1	tst r3, #1	tst r3, #32		
beq <getchw></getchw>	ldrneb r3, [r2]	beq <putch></putch>		
ldrb r0, [r2]	mvn r0, #0	and r0, r0, #225		
mov pc, lr	andne r0, r3, #255	strb r0, [r2]		
	mov pc, lr	mov pc, lr		

Receive a string using getchW



UART speed divider > 9 + d

Correctness of getchW


- UART speed divider > 9 + d
- Pre: pc points to getchW, receive buffer accessible, no char available
- Post: getchW returns, reads the first char from the input queue, no receive action for d + 1 cycles
- Invariant: no buffer overrun, safety property is observed

Correctness of getch and putch

- putch appends the character to the string already sent out in the output queue.
- getch reads a character from the input queue or returns an error code.
- Safety invariant: UART configuration is not changed, memory safety is observed, no undefined behavior

Proof method

- Busy waiting until char is available (not a static point)
- Loop exit (char available)
- Copy receive buffer and return




Layered proof

- application correctness
- automation and scalability



- functional correctness of device drivers
- reasoning about timing
- not much automation



Contributions

- A framework for proving correctness of device drivers in embedded systems
- A realistic UART model to work with the ARM model in HOL4
- Full correctness of character level receive and send functions in a realistic UART driver, including timing constraints