# DS-RAID Efficient Parity Update Scheme for SSDs

Jaeho Kim(Presenter), Jongmin Lee, Jongmoo Choi, Donghee Lee, Sam H. Noh University of Seoul, Dankook University, Hongik University (in Seoul, Korea)

## Motivation: Enhanced Reliability for SSDs

Problem with current SSDs: low reliability

- ✓ High error rate and limited erase count of flash memory
- ✓ Multi-level cell (MLC) flash memory aggravates problem

One solution: provide RAID-5 configuration with chips comprising the SSD device (Reliable SSD)



#### Problems

- Typical RAID-5 [Logical Block Number (LBN) based striping)]: Parity update burden ✓ Small write problem: read old data, calculate parity, write new data
- Added burden when adopting RAID-5 configuration to SSDs: Out-of-place update ✓ With LBN-based striping → MUST keep (new) updated page in SAME chip as old page

-> Lower <u>performance</u> & <u>reliability</u>, higher <u>cleaning cost</u>, decreased <u>lifetime</u>

Our solution: Dynamic Striping-RAID (DS-RAID)

## RAID-5

## **DS-RAID**



#### before parity is calculated



#### for incomplete stripes

## **Evaluation Platform and Results**

Evaluation platform

✓ SSD Extension for DiskSim

Parameter	Value	Parameter	Value
Number of chips	8	Planes per chip	8
Blocks per plane	2048	Pages per block	64
Over provision space	5%	Page size	4KB
Stripe size	32KB	Stripe	Consists of 8 pages



This work was supported in part by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MEST) (No. R0A-2007-000-20071-0), by the Korea Science and Engineering Foundation (KOSEF) grant funded by the Korea government (MEST) (No. 2009-0085883), and by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (2010-0025282).

### 10<sup>th</sup> USENIX Conference on File and Storage Technologies (FAST'12)